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I. INTRODUCTION
Comparators are one of the most important elements for analog circuit design because of low power consumption, minimum size transistors, high speed, small chip area and there are large number of applications such as scientific computation, test circuit application and general purpose processor component. Comparator is very attractive for memory, sensing elements, analog to digital convertors and data receivers. The basic block diagram of comparator is shown in fig.1.1 and fig.1 .2.
II. LITERATURE SURVEY:
There are two well-known existing techniques for reducing stand-by-power(Pst).One is multi threshold voltage cmos(MTCMOS) [10] which reduces Pst by disconnecting the power supply through the P-MOSFET switches(SWs) with higher threshold voltage(Vth).However it has serious drawback that it requires additional fabrication process for higher Vth and storage circuit based on this technique cannot retain data. The another technique is variable threshold voltage cmos(VTMOS) [11] this also faces some problem such as very slow substrate bias controlling operation,large area and power penalty.
To solve this drawbacks, a SVL circuit which decreases the stand by power with high speed performance have been developed. When the loads circuit is in active mode the SVL circuit supplies maximum DC voltages through switches that are turned on i.e., "on SWs" so that it can operate quickly.When the load circuit is in stand by mode it supplies slightly lower Vd and higher Vs through "on SWs" so that Vdsn decreases and Vsub increases. Thus, Vth increases and subthreshold current decreases so that Pst is reduced.
In this paper we have designed the current comparator using SVL technique with pseudo nmos and transmission gate logic style. Thus the result compraising of power In SVL circuit when control signal (CL) is applied n -sw turns on and p -sw turns off .Vdd is applied to the inverter through n -SWs. Thus, a drain to source voltage (Vdsn) i.e., drain voltage (Vd) of the "off n-mos" can be expressed as Vdsn= Vdd-mv - (1) Where v is the voltage drop of the single n-sw and m is the number of the n-sw used. Vdsn can be changed by varying m or v. Vdsn can be decreased by increasing mv which increases the barrier height of the "off n-mos" which further increase the Vth and reduces the leakage current. The type 1 upper SVL circuit is shown in the figure 3.1.
In the lower SVL circuit when negative control signal is applied it turns on p-sw and n-sw is turned off. Vss is supplied through p-SWs. The increase in the gate bias increases the Vth which reduces the threshold current and leakage current. The type 2 lower SVL circuit is shown in the figure 3.2.
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Design of low leakage current average power cmos current comparator using svl technique with pseudo nmos and transmission gate logics 347 The working of the type 3-SVL circuit is same as the combination of the upper svl circuit and lower svl circuit and the power consumption is reduced more in this circuit. The type 3 SVL circuit is shown in the figure3.3.
IV. CMOS CURRENT COMPARATOR CIRCUIT DESCRIPTION AND OPERATION:
The most signal processing applications of comparator is the detection of multiple threshold so we discuss about multiple comparator circuit configuration for example a trio of simple current comparator with outputs A,B and C are shown in figure 4.1.
We will discuss the operation of comparator A where the input current Iin is applied to the drain of the transistor T1 and diode connnected. Transistor T2 reproduces this input current that is also reproduced by T3 to establish the threshold current Ith. If the input current is less than the threshold current we want voltage Vds to be low. But we need the output voltage to fall low when the threshold current exceeds the input current for that reason transistor T1 and T2 will be operating in the saturation and linear regions.
The N-channel transistor T generates Vgs and for T1 in the saturation region
And for transistor T2 in the linear region
The identical Nmos transistor with identical(W/L) ratio has identical X"s and Vth.To turn off the gate Vds must be low and set the maximum allowable low logic level of the output to be about one-third the NmosVth.let assume that the low value of the output voltage occurs when the input current is 1.1 times as large as the threshold cuurent. when the output becomes low by using the above two drain current equation we can solve Vgs as 1.5v.By having Vgs and input current we can solve width to length ratio of transistor T1 and T2.
V. CMOS CURRENT COMPARATOR LOGIC STYLES :

1.PSEUDO NMOS LOGIC
2.TRANSMISSION GATE LOGIC
PSEUDO NMOS LOGIC:
The invertor that uses a p-device pull up or load has its gate permanently ground. An n-device pull down or driver is driven with the input signal. This is roughly equivalent to use of a depletion load and nmos technology and is thus called "Pseudo Nmos". The circuit is used in a variety of cmos circuits. In this, pmos for most of the time will be in the linear region. So that resistance will be low and hence RC time constant is also low. When the driver is the"on" condition a constant DC current flows in the circuit. The basic cmos inverter is shown in the figure5.1.1
OPERATION:
In pseudo nmos the cmos pull up network is replaced by single pmos transistor with its gate grounded. Since the pmos is not driven by signals, it is always "on". The effective gate voltage seen by the pmos transistor is Vdd. Thus overall voltage on the p channel gate is always VddVtp. When the nmos is turned "on" a direct path between supply and ground exist and static power will be drawn. However the dynamic power is reduced due to lower capacitance loading.
The logic network representation of pseudonmos logic is shown in figure 5.1.2.
The advantages of pseudo nmos is it requires less number of transistor than cmos and transmission gate style because of this advantage speed is more. This logic is also called as ratioed logic where its reduces dynamic power by reducing capacitive loading. It produces low noise margin due to high VOL. It produces non-zero static power dissipation and do not provide full output voltage swing because of pmos always "on". If the output is zero it has static power dissipation and if the output is non-zero it has no static power dissipation. The schematic representation of comparator using pseudo nmoslogic style is shown in figure 5.1.3 .
TRANSMISSION GATE:
A transmission gate or analog switch is defined as an electronic element that will selectively block or pass a signal from the input to the output and this switch is comprised of a pmos transistor and nmos transistor. The control gates are biased in a complementary manner so that 
OPERATION:
The values of p-gate and n-gate are expected to be opposite to each other. When the voltage on node A i.e., n-gate is a logic 1 the complementary logic 0 is applied to node active low A i.e., p- The simulation of CMOS current comparator with pseudo nmos logic using SVL technique is shown in the figure 6.4 and 6.5 and 6.6. The power consumption of CMOS current comparator with pseudo nmos is 248.75µw and for CMOS current comparator with pseudo nmos using SVL technique is198.50µw where 80% of power consumption is reduced. The result shows that SVL modified CMOS current comparator consumes less power.
Design of low leakage current average power cmos current comparator using svl technique with pseudo nmos and transmission gate logics 353 The simulation of CMOS current comparator with transmission gate logic style using SVL technique is shown in the figure 6.7 and 6.8 and 6.9. The power consumption of CMOS current comparator with transmission gate logic is 435.9µw and for CMOS current comparator with transmission gate logic using SVL technique is 289.7µw where 55% of power consumption is reduced. The result shows that SVL modified CMOS current comparator consumes less power. Design of low leakage current average power cmos current comparator using svl technique with pseudo nmos and transmission gate logics 355 An important factor is that output voltage swing is better in cmos design and transmission gate logic style. But transmission gate requires more number of transistors when compared to cmos design style. The drawback in transmission gate can be overcome in pseudo nmos logic which requires less number of transistor. The power consumption of the current comparator with pseudo nmos and transmission gate logic using SVL circuit consumes less power when compared to normal current comparator with these logics.
